

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDR4 DIMM1&DDR4 DIMM2	8,9,10,11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO/USB0C#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)(X1)(X4)	19~21
SIO-NCT6687	22,23
LAN - RTL8125B / FAN	24~26
AUDIO - ALC897,AUDIO - depop circuit	28,29
DVI/HDMI	30, 31
M.2/WIFI	32~34
USB / PS2	35, 37~40
SATA / VBAT / BIOS	41~43
ACPI CONTROLLER/CURRENT SENSE-RT9553	44,45
PWM-RAA229001/VCORE/VGT	46~49
VCCSA-TPS56C230/VCCIO-TPS568230	50,51
DDR PWR - RT8125H/DDR PWR VPP25/VTT	52,53
VCCST_PLL/VCCSTG/PCH Power - RT8125H/OV-NCT3933	54~56
ATX Connector / F_Panel/PWR-Sequence	57,58
MCU Control/EZ DEBUG LED/EMI/Manual Parts	59~63
Power Map/GPIO MAP/Power Sequence	64~67
Revision History	68

MS-7D17

uATX
Ver: 12

Intel -RKL-S plamform

CPU:

Comet lake S 65W

PWM:

IMVP8 -RAA229001

Onboard Chip:

HD Audio Codec:ALC897
LAN- RTL8125B
SIO:NTC6687
Flash ROM: SPI 128 MB X1

Main Memory:

DDRIV (2933MHz) * 4 (Dual Channel)

ACPI:

LDO

Expansion Slots:

PCI Express (X16) Slot * 1
PCI Express (X4) Slot * 1
PCI Express (X1) Slot * 1
M.2 Slot * 2


System Chipset:


B560

Display Output:

HDMI Port
DP Port


MS-7D17 Block Diagram





Follow Ivy's AVL table recomend change to D02-3904L09-LA9 from D02-0390429-D07


ESD Sensitive protect








CFG Strap


CFG Table			
	HIGH	LOW	DESCRIPTION
0	No stall	Stall	PCI PLL Lock
1			RSVD
2	NORM	REVERSE	PEG LANE REVERSAL
3			RSVD
4	DISABLE	ENABLE	ADP
5			PCIe Bifurcation
6			PCIe Bifurcation
7	Follow RESET#	Wait for BIOS	PEG TRAINING
8			RSVD
9			RSVD
10			RSVD
11			RSVD
12			RSVD
13			RSVD
14			RSVD
15			RSVD
16			RSVD
17			RSVD
18			RSVD
19			RSVD


CFG5	CFG6	ENABLE#	SLOT	SLOT	SLOT
X8	X4				
0	0	X8	X4	X4	
0	1	X8	X8	X0	
1	0	RSVD	RSVD	RSVD	
1	1	X16	X0	X0	




































2020/2/17
DIMMA1, DIMMA2 are changed from ON1-7C77001-L06 to N13-2881271-L06
by PM request

2020/5/29
EC11, EC14 are changed from C71-56106R1-N07 to C71-56106P1-F70 by PM request








2020/2/17
DIMMB1, DIMMB2 are changed from ON1-7C77001-L06 to N13-2881271-L06
by PM request




Close to PCH












Due to SA test, Change to 12P




PCH_AUDIO











Layout note: Place PCH1 PIN29/R29 within 800mil



VSS



<div> <div> <div>VCC3</div> <div>R686</div> <div>X 4.7K/4</div> <div>R659</div> <div>X 20K1%/4</div> <div>SPKR [12,59]</div> </div> <div> <div>Top Swap Override</div> <div>HIGH : ENABLED</div> <div>LOW : DISABLED</div> <div>INTERNAL 20K PD</div> </div> </div>	<div> <div>FLASH DESCRIPTOR SECURITY OVERRIDE</div> <div>HIGH : ENABLE</div> <div>LOW : DISABLE</div> <div>INTERNAL 20K PD</div> <div>Q102</div> <div>2N7002D</div> <div>+12V</div> <div>R724</div> <div>47K/4</div> <div>G2</div> <div>D1</div> <div>ME_DIS# [12]</div> <div>G1</div> <div>D2</div> <div>R727</div> <div>1K/4</div> <div>Q3VSB</div> <div>AZ_SDOOUT_S [13]</div> </div>	<div> <div>VSB_SPI</div> <div>R928</div> <div>1K/4</div> <div>PCH_SPI_MISO</div> <div>PCH_SPI_MISO [12,43]</div> </div>
<div> <div>VCC3</div> <div>R930</div> <div>X 4.7K/4</div> <div>R929</div> <div>X 1K/4</div> <div>NO_REBOOT [12]</div> </div> <div> <div>No Reboot</div> <div>HIGH : ENABLE</div> <div>LOW : DISABLED</div> <div>INTERNAL 20K PD</div> </div>	<div> <div>3VSB</div> <div>R699</div> <div>X 4.7K/4</div> <div>R674</div> <div>X 20K1%/4</div> <div>GPP_H12 [12]</div> </div> <div> <div>ESPI FLASH SHARING MODE</div> <div>HIGH : SAF</div> <div>LOW : MAF</div> <div>INTERNAL 20K PD</div> </div>	<div> <div>3VSB</div> <div>R694</div> <div>X 2.2K/4</div> <div>R670</div> <div>X 20K/4</div> <div>GPP_G9 [13]</div> </div> <div> <div>TBT LSX#2 PINS VCCIO CONFIGURATION</div> <div>HIGH : 3.3V</div> <div>LOW : 1.8V</div> <div>INTERNAL 20K PD</div> </div>
<div> <div>3VSB</div> <div>R721</div> <div>4.7K/4</div> <div>R682</div> <div>X 20K/4</div> <div>ME_TL5_ON [12]</div> </div> <div> <div>TLS confidentiality</div> <div>HIGH : ENABLE</div> <div>LOW : DISABLE</div> <div>INTERNAL 20K PD</div> </div>	<div> <div>3VSB</div> <div>R942</div> <div>2.2K/4</div> <div>R931</div> <div>X 20K/4</div> <div>GPP_H15 [12]</div> </div> <div>Reserved</div>	<div> <div>3VSB</div> <div>R693</div> <div>X 2.2K/4</div> <div>R669</div> <div>X 20K/4</div> <div>GPP_G11 [13]</div> </div> <div> <div>TBT LSX#3 PINS VCCIO CONFIGURATION</div> <div>HIGH : 3.3V</div> <div>LOW : 1.8V</div> <div>INTERNAL 20K PD</div> </div>
<div> <div>3VSB</div> <div>R715</div> <div>X 4.7K/4</div> <div>R665</div> <div>X 1K/4</div> <div>ESPI_DISABLE [12]</div> </div> <div> <div>ESPI DISABLE</div> <div>LOW : ESPI ENABLE</div> <div>HIGH : ESPI DISABLE</div> <div>INTERNAL 20K PD</div> </div>	<div> <div>3VSB</div> <div>R933</div> <div>4.7K/4</div> <div>R932</div> <div>X 10K/4</div> <div>GPP_H18 [12]</div> </div> <div> <div>SPI VCCIO CONFIGURATION</div> <div>HIGH : VCCPSPI = 1.8V</div> <div>LOW : VCCPSPI = 3.3V</div> <div>INTERNAL 20K PD</div> </div>	<div> <div>3VSB</div> <div>R915</div> <div>X 2.2K/4</div> <div>R922</div> <div>X 20K/4</div> <div>GPP_G13 [13]</div> </div> <div> <div>TBT LSX#0 PINS VCCIO CONFIGURATION</div> <div>HIGH : 3.3V</div> <div>LOW : 1.8V</div> <div>INTERNAL 20K PD</div> </div>
<div> <div>VSB_SPI</div> <div>R917</div> <div>4.7K/4</div> <div>R921</div> <div>X 4.7K/4</div> <div>PCH_SPI_MOSI [12,43]</div> </div> <div>Reserved</div>	<div> <div>3VSB</div> <div>R909</div> <div>X 4.7K/4</div> <div>R913</div> <div>X 20K1%/4</div> <div>GPP_B22 [15]</div> </div> <div> <div>BIOS FETCHES SLECTION</div> <div>HIGH : ESPI PERIPHERAL</div> <div>LOW : MAF AND SAF</div> <div>INTERNAL 20K PD</div> </div>	<div>Delete</div>
<div> <div>3VSB</div> <div>R685</div> <div>X 4.7K/4</div> <div>R658</div> <div>X 1K/4</div> <div>GPP_B23 [12]</div> </div> <div> <div>CPUNSSC CLOCK FREQ</div> <div>HIGH : 19.2MHZ</div> <div>LOW : 38.4MHZ</div> <div>INTERNAL 20K PD</div> </div>	<div> <div>PCH_1P8_VSB</div> <div>Instt11 R614</div> <div>20201116</div> <div>R614</div> <div>4.7K/4</div> <div>R612</div> <div>X 10K/4</div> <div>CNV_BR1_DT [15]</div> </div> <div> <div>XTAL SEL1</div> <div>1 = 24MHZ</div> <div>0 = 38.4/19.2MHZ</div> <div>INTERNAL 20K PD</div> </div>	<div> <div>3VSB</div> <div>R1035</div> <div>X 2.2K/4</div> <div>R1036</div> <div>X 20K/4</div> <div>DSP_DDP2_CTRLDATA</div> <div>DSP_DDP2_CTRLDATA [13,31]</div> </div> <div> <div>TBT LSX#1 PINS VCCIO CONFIGURATION</div> <div>HIGH : 3.3V</div> <div>LOW : 1.8V</div> <div>INTERNAL 20K PD</div> </div> <div>Follow 500 series updated 20201130</div>
<div> <div>VSB_SPI</div> <div>R943</div> <div>75KR1%/402</div> <div>R918</div> <div>X 4.7K/4</div> <div>PCH_SPI_IO2 [12,43]</div> </div> <div>Reserved</div>	<div> <div>PCH_1P8_VSB</div> <div>R631</div> <div>100K1%/4</div> <div>R619</div> <div>X 10K/4</div> <div>CNV_RQ1_DT [15]</div> </div> <div> <div>M.2 CNVi Mode Select</div> <div>HIGH : Integrated CNVi disable</div> <div>LOW : Integrated CNVi enable</div> </div>	
<div> <div>VSB_SPI</div> <div>R937</div> <div>75KR1%/402</div> <div>R914</div> <div>X 4.7K/4</div> <div>PCH_SPI_IO3 [12,43]</div> </div> <div>Reserved</div>	<div> <div>ITP_PMODE</div> <div>R894</div> <div>X 1K/4</div> <div>ITP_PMODE [12]</div> </div>	<div> <div>msi MICRO-STAR INT'L CO.,LTD.</div> <div>Title PCH-Strap</div> <div>Size Document Number MS-7D17</div> <div>Date: Monday, March 15, 2021</div> <div>Sheet 18 of 73</div> <div>Rev 12</div> </div>

3VSB- 375mA

Layout note: +12V TRACE WIDTH >=220MIL
VCC3 WIDTH>=80mil
3VSB WIDTH>=20mil

[12,23,24,32,33,34] PCH_WAKE# << R383 SLOT_WAKE# << SLOT_WAKE# [19,20,21]


Timing diagram showing the relationship between **SLOT_WAKE#** and **PE1_WAKE#** signals. The signals are shown as transitions from high to low. The signals are connected to D36 and D37 of S-LRB520S40T1G. The signals are labeled with R361 and R1033, and X 0R/4.

3VSB

C447

0.1u16X4


2020/5/29
EC23 is changed from C71-27118C1-N07 to C71-27118A1-F70 by PM request



PCI_E1
SLOT-PCI164P_BLACK-2PITCH-RH-73
N11-1642081-L06
SLOT PCIEXP164 23P

Layout note: +12V TRACE WIDTH >=220MIL
VCC3 WIDTH>=80mil
3VSB WIDTH>=20mil

12V - 0.5A
VCC3 - 3A
3VSBV - 375mA









Layout note: +12V TRACE WIDTH >=220MIL
VCC3 WIDTH >=80mil
3VSB WIDTH >=20mil


2.1A at +12V
3A at VCC3
375mA at 3VSB

PCI Express X4 Slot

2020/2/17
PCI_E3 is changed from N11-1000321-L06 to N11-1000151-L06 by PM request







2020/4/6
C421, C505, C539, C423, C507 are unstuffed by cost reduction




Thermal

Follow Ivy's AVL table recomend
change to D02-03906D9-N47
from D02-0390629-005




For 4472 Card










HW Monitor - Voltage






for wake




SIO HM Voltage Over 2V will Not Detect






RTL8125B 10/100/1000/2.5G LAN Controller



Layout note: ATX_5VSB/ATX_5VSB_8125B
TRACE WIDTH >=30MIL




Layout note: +0.95V_LAN1 TRACE WIDTH >=60MIL



LAN Connector


1.Mode GPIO BIOS can swtich PWM/DC MODE

Layout note: +12V/CPUFAN1_PWR
TRACEWIDTH >=40 MIL



1.Mode GPIO BIOS can swtich PWM/DC MODE


Layout note: +12V/CPUFAN2_PWR
TRACEWIDTH >=80 MIL




TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE



1.Mode GPIO BIOS can switch PWM/DC MODE

**Layout note: +12V/SYSFAN1_PWR
TRACEWIDTH >=40 MIL**




**Layout note: +12V/SYSFAN2_PWR
TRACEWIDTH >=40 MIL**





ALC897














Figure 10: Schematic diagram of the audio output stage. The diagram shows three parallel audio signal paths: ALOUT_R, ALOUT_L, and ACEN_OUT. Each path consists of a differential pair of 2N7002 MOSFETs (QA4/QA2 for ALOUT_R, QA3/QA1 for ALOUT_L, and QA8/QA7 for ACEN_OUT) with a common source resistor (RA19, RA18, RA23) connected to a 0R/4 resistor. The gates are biased by a 10V supply through 100k resistors (RA1, RA2, RA3). The drains are connected to a 10V supply through 10k resistors (RA4, RA5, RA6). The outputs are ALOUT_R, ALOUT_L, and ACEN_OUT, each with a 10k load resistor (RL1, RL2, RL3) and a 10V supply. A MUTE signal is connected to the gates of the MOSFETs.






[5] DSP_DDPD_AUXP >> DSP_DDPD_AUXP_C73 0.1u16X4 DSP_DDPD_A_AUXP
[5] DSP_DDPD_AUXN >> DSP_DDPD_AUXN_C68 0.1u16X4 DSP_DDPD_A_AUXN







Layout note: DP_VCCA/DP_VCCB/DP_PWR WIDTH >= 30MIL



2020/1/31
U17 is changed from I98-3532Y0C-N62 to I98-3532Y1C-N62 by Ivy's comment


M.2 Connector

M.2 Connector




BIOS_MODE		
DIS_SW	M1_SEL_PCIESATA	Mode
0	1	M2-SATA
0	0	M2-PCIE
GPI	GPI	AUTO


BIOS_SEL	
BIOS_CPU_PCH_SEL	GPP_K7
GPI (1)	CML (PCH)
GPO (0)	RKL (CPU)



SEL:
H= IN->B(Default)
L= IN->A



SEL:
H= IN->B(Default)
L= IN->A




BIOS_MODE


HW_MODE

BIOS_DIS_SW2	M2_2_EN#	X4_EN#	X4_M2_EN	Mode
GPP_R9	GPP_R13	GPP_R14	GPP_R10	
0	1	0	0	SLOT X4
0	0	0	1	M2-PCIE X2 SLOT X1
0	0	1	1	M2-PCIE X4
GPI	GPI	GPI	GPI	AUTO

Layout note: VCC3 TRACE WIDTH >=50MIL




Layout note: VCC3
WIDTH >=50MIL



22 * 80

Add Q129 to protect PCH from ESD
20201116

Footprint: H_R240D173_BR189_PT



msi MICRO-STAR INT'L CO.,LTD.




Title M.2-SLOT2

Size Document Number MS-7D17


Date: Monday, March 15, 2021 Sheet 33 of 73

Option BOM


Layout note: 3VSB TRACE WIDTH >=50MIL
2A(Cyclone Peak 2)




USB 3.2 Gen1



USB 3.2 Gen1



GL850G USB2.0 HUB






*For Cost Down,USB1 direct connect to PCH
Reserve Part Placement space*


USB 2.0

2020/5/29
7:28:11


EC3 is chnaged from C71-56106R1-N07 to C71-56106P1-F70 by PM request




USB 2.0








USB 3.2 Gen1



GL850G USB2.0 HUB





USB 3.1-Type-C USB Type-C MUX with Configuration Channel (CC)




Layout note: 5V_1FUSBC WIDTH>=80MIL


Layout note: 5V_FUSB WIDTH>=80MIL




USB POWER



REAR USB PORT POWER




FRONT USB PORT POWER




SATA PORT 0,1

Black 90 degree




SATA PORT 2,3

Black 90 degree





SATA PORT 4,5



Black 90 degree






CUT_VBAT/CLR_CMOS




VBAT




Module Stuff CHIP_PWGD,
But PCH_FWROK may ramp up before CHIP_PWGD.



Layout note: VSB_SPI
TOTAL WIDTH >= 50mil




Layout note: VSB_SPI
TOTAL WIDTH >= 50mil




AVL:M31-2525620-W03

3VDSW




Layout note: ATX_5VSB
TOTAL WIDTH>=25mil




$$\begin{aligned} \text{Power Loss} &= (V_{in} - V_{out}) * I_{out} \\ &= (5 - 3.3) * 0.113 \\ &= 1.7 * 0.113 \\ &= 0.1921W < 1.33W \end{aligned}$$

OUT 3.3V/0.113A
IN 5V/0.113A



SIO_3VA

Layout note: SIO_3VA
TOTAL WIDTH>=25mil




Layout note: ATX_5VSB
TOTAL WIDTH>=25mil

$$\begin{aligned} \text{Power Loss} &= (V_{in} - V_{out}) * I_{out} \\ &= (5 - 3.3) * 0.113 \\ &= 1.7 * 0.113 \\ &= 0.1921W < 1.33W \end{aligned}$$



SYS_3VSB

OUT 3.3V/5.05A
IN 5V/3.4A

Layout note: 5VDUAL_IN/5VDUAL
TOTAL WIDTH>=85mil




[61] 3VSB_PWRGD_SLG >>



For S5-G3 3VSB EN issue

Follow Ivy's AVL table recommend
change to D02-3904L09-LA9
from D02-0390429-D07



MICRO-STAR INT'L CO.,LTD

MS-7D17

Size	Document Description	Rev
Custom	SYSTEM POWER	12
Date: Monday, March 15, 2021	Sheet 44 of 73	

S0IX



5VDIMM COLAY



MICRO-STAR INT'L CO.,LTD

MS-7D17



Size Custom	Document Description M.2 2-SLOT2	Rev 12
Date: Monday, March 15, 2021		Sheet 45 of 73

5VDUAL

5V/10.44A

Layout note: 5VSB TOTAL WIDTH >= 50mil



Layout note: 5VDUAL/VCC5 TOTAL WIDTH>=270mil




For S5-G3 can ramp issue

200302:un-stuff R419&R420

OC: 45A For 8 core 245A Support



2019/10/4
R2, R4 is deleted by Ryan's comment



D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.72	> output Vcore
D = 0.143333	

Io = Icore(max)*0.8	
I core(max) = 245	> Vcore current
I avg. = 196	A

I ripple={ Io*√D*√(1-D)} / Phase	
Phase = 12	phase
I ripple = 5.723403	A

How many pcs. Of Cap.	
I ripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 2	pcs.

D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.52	> output Vcore
D = 0.126667	

Io = Icore(max)*0.8	
I core(max) = 55	> Vcore current
I avg. = 44	A

I ripple={ Io*√D*√(1-D)} / Phase	
Phase = 2	phase
I ripple = 7.317182	A



How many pcs. Of Cap.	
I ripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 2	pcs.

D=Vout/Vin	
Vin = 12	> input voltage
Vout = 1.05	> output Vcore
D = 0.0875	




Io = Icore(max)*0.8	
I core(max) = 22.1	> Vcore current
I avg. = 17.68	A

I ripple={ Io*√D*√(1-D)} / Phase	
Phase = 1	phase
I ripple = 4.995773	A


How many pcs. Of Cap.	
I ripple(cap) = 5000	m A
COETEMP = 1	
Input Cap. = 1	pcs.













VCORE Iccmax 245A, TDC ?A, OCP?A.
VGT Iccmax 55A, TDC ?A, OCP?A.
VCORE LL=1.1mohm
VGT LL=4mohm



Jumper insert, VCORE/VGT 0.9V.








SA Power:1.05V OUT 0~1.52V/22.1A

IN 12V/3.3A



Layout note: +12V WIDTH >=50 MIL

Layout note: VCCIO_0 WIDTH >=190 MIL

Date: Monday, March 15, 2021	Sheet 53 of 73
------------------------------	----------------

DDR4 Power:1.2V, 14.4A

4.3A For CPU
9.1A For 4DIMM
0.7A For DDR VTT
0.251A For VCCPLL_OC

$$I_{out} = 4.3 + 9.1 + 0.7 + 0.215 = 14.315A$$

$I_{ocp} = R_{ocset} * I_{ocset} / R_{lgs} (on)$
 $= 7.32K * 10u / 5.1m$
 $= 14.3529A$

$I_{ocp} = R_{ocset} * I_{ocset} / R_{lgs} (on)$
 $= 7.32K * 10u / 3.9m$
 $= 18.769A$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics						
$R_{DS(on)}$	Drain-Source On-state Resistance	$V_{GS}=10V, I_D=20A$ $T_J=125^{\circ}C$	-	2.5	3	mΩ
		$V_{GS}=4.5V, I_D=18A$	-	3.9	5.1	mΩ






Table 1. States of EN_MODE Control Circuit

Q1	Q2	V _{EN_MODE} (V)	Mode
ON	OFF	2.37 2.1~2.7v	DEM
OFF	OFF	4.5 4.3~5v	FCCM
OFF	ON	0 <0.4v	Shutdown

Layout note: 5VDIMM/5VDIMM_IN WIDTH >=110 MIL



$\Delta IL = (V_{in} - V_{out}) / (L * F_{sw}) * V_{out} / V_{in}$
 $= (5 - 1.2) / (0.82u * 300K) * (1.2 / 5)$
 $= 3.7073A$

Layout note: VCC_DDR WIDTH >=360 MIL

$R_{ocset} = \frac{I_{valley} * R_{lgs}(on)}{I_{ocset}}$

$R_{ocset} = [(1.3 * I_{out}) - (0.5 * \Delta IL)] * R_{ds}(on) / I_{ocset}$
 $= [(1.3 * 13.67) - (0.5 * 3.7073)] * 3.9m / 10u$
 $= 6.2077Kohm$

$R_{ocset} = [(1.3 * I_{out}) - (0.5 * \Delta IL)] * R_{ds}(on) / I_{ocset}$
 $= [(1.3 * 13.67) - (0.5 * 3.7073)] * 5.1m / 10u$
 $= 8.1178Kohm$

$L_{(MIN)} = \frac{V_{in} - V_{out}}{f_{sw} * k * I_{OUT_Full Load}} * \frac{V_{out}}{V_{in}}$

$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out_full load}) * (V_{out} / V_{in})$
 $= (5 - 1.2) / (300K * 0.2 * 13.67) * (1.2 / 5)$
 $= 1.1119uH$


$L = (V_{in} - V_{out}) / (F_{sw} * K * I_{out_full load}) * (V_{out} / V_{in})$
 $= (5 - 1.2) / (300K * 0.4 * 13.67) * (1.2 / 5)$
 $= 0.55596uH$

So L range = 0.55596uH ~ 1.1119uH

VPP2.5V Power:2.5V,6A(for dimm LED) IC OCP:7.6A(6.6A~8.6A)

Layout note: 5VDIMM/5VDIMM_VPP WIDTH >=90 MIL

Layout note: VPP25 WIDTH >=160 MIL




Layout note: VCC_DDR WIDTH >=40 MIL

DDR VTT Power

To CPU Copper trace width > 250mils, Fill island behind DIMM > 400mils.

Layout note: VTT_DDR WIDTH >=40 MIL



OUT 1.05V/0.9A
IN 1.8V/0.62A

The circuit diagram shows a DC-DC converter (U21) with the following components and connections:


- Input:** 5V DUAL supply connected to the VIN pin (pin 7) through a resistor R220 (10R1%4). The input voltage is 5V.
- Control:** VCCSTG_EN pin (pin 6) is connected to the 5V supply through a resistor R220 (10R1%4). The VCCSTG_EN pin is also connected to the VCCSTG_EN pin (pin 10) through a resistor R220 (10R1%4).
- Feedback:** VCCSTG_FB pin (pin 4) is connected to the output voltage through a resistor R196 (1K1%4).
- Output:** The output voltage is 1.8V, connected to the VOUT1 pin (pin 1) through a resistor R196 (1K1%4). The output is also connected to the VOUT2 pin (pin 2) through a resistor R196 (1K1%4).
- Grounding:** The GND pin (pin 11) is connected to ground. The VCCSTG_FB pin (pin 4) is also connected to ground through a resistor R197 (3.16K1%4).
- Capacitors:** C290 (10u6.3X6) is connected to the input. C291 (560p50N4) is connected to the output. C292 (0.1u6.3X4) is connected to the output. C293 (10u6.3X6) is connected to the output.
- Power Loss Calculation:**

$$\text{Power Loss} = (V_{in} - V_{out}) \times I_{out}$$

$$= (1.8 - 1.05) \times 0.9$$


$$= 0.75 \times 0.9$$

$$= 0.675W < 1.33W$$

$$\begin{aligned} \text{Power Loss} &= (V_{in} - V_{out}) \cdot I_{out} \\ &= (1.8 - 1.05) \cdot 0.9 \\ &= 0.75 \cdot 0.9 \\ &= 0.675\text{W} < 1.33\text{W} \end{aligned}$$


VCCST must always ramp with or earlier than VCCSTG. VCCST \geq VCCSTG at all times during ramp.

VCCPLL_OC OUT 1.2V/0.25A
IN 3.3V/0.2A



Layout note:
3VSB TRACE WIDTH
≥20MIL

OUT 1.05V/2.3A
IN 5V/0.6A

5VDUAL

CHOKEL4

5VDUAL_VCCST

CH-0.24uF 22mS-HF

C357 0.1uF 16X4

C348 0.1uF 16X4

C336 0.1uF 16X4

C22u16X50805-HF

C22u16X50805-HF

U22 MP2333HGT1

IN 2

EN 6

PG 1

SS 7

GND 4

BST 5

SW 3

FB 8

VCCST_PLL_EN

VCCST_PLL_PG

VCCST_PLL_SS

VCCST_PLL_OV

VCCST_PLL_PHASE

VCCST_PLL_BOOT_R

VCCST_PLL_BOOT_R

R228 1R1%6

C323 2700p50N4

reserve snubber

CHOKEL3 CH-1.0uF 9A27.5mS-HF

C313 1uF 16X4

R217 20R1%6

R246 30K1%4

R241 1K1%4

CL24 10p50N4

C284 22uF 3X6

C287 22uF 3X6

R256 3.6K1%4

CP8 X_COPPER

[58] VCCST_PLL_OV << VCCST_PLL_OV


note: Place near CPU

Layout note: 5VDUAL_VCCST TRACE WIDTH >=25 MIL


Layout note: VCCST_PLL TRACE WIDTH >=60 MIL

Layout note: Place near CPU


Layout note:
Place near CPU



Ⓛayout note:
VCCPLL_OC TRACE WIDTH
≥20MIL




Layout note: 5VDUAL/5VDUAL_PCH_IN TRACE WIDTH >=110 MIL



```

(L)ayout note:5VDUAL/5VDUAL_1P8_VSB TRACE WIDTH >=25MIL
(L)ayout note:PCH_1P8_VSB TRACE WIDTH >=60 MIL

```



UPI VOLTAGE CONSOLE



0x26: RH=18K, RL=13K

UPI VOLTAGE CONSOLE


ADDRESS	0x2A	0X28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

0x20: RH=18K, RL=OPEN


0x22: RH=1.3K, RL=3.9K




ATX POWER CONNECTOR




FRONT PANNEL




Front Panel LED




Follow Ivy's AVL table recomend change to D02-3904Y09-N78 from D02-0390479-D07




PWR-VRM-Sequence





PCH_PWROK/VCCST_PWRGD





S0IX: VCCIO/VCCSTG/VCCSA OFF



Follow Ivy's AVL table recomend
change to D02-3904L09-LA9
from D02-0390429-D07









FOR RSMRST#/DPWROK/SLP_SUS# INTEL sequece request

	DEEP_MODE_EN
DEEP_MODE	1
S5_MODE	0


**Delete SLG4F42051
20201116**



JRGB1






Trip@3.6A






外接LED 燈條 (RGB)
 ----- PCB 文字面 (JRGB1)
 ----- 手冊 註明 RGB 接頭支援標準 5050 RGB LED 燈條 (12V/G/R/B) , 燈條總輸出電流限制為3安培 (12 伏特) ,
 長度限制為2公尺





JRAINBOW1



JRAINBOW2




EZ DEBUG LED




GPIO LED	GPP_H21	GPP_H22	GPP_H23	GPP_H20
亮	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)


- 開機斷電狀態下，4個LED先維持default全暗，開機通電後：
1. 首先進行CPU checkCPU LED 亮，check PASS後則CPU LED滅掉。
 2. 接著依序進行Memory /memory LED亮check PASS後則memory LED滅掉。
 3. VGA的check/VGA LED亮，check PASS後則VGA LED滅掉。
 4. BOOT DEVICE的check/BOOT LED亮，check PASS後則BOOT LED滅掉。
 5. 因此最後正常順利開機後，四個LED燈都是滅掉的。
(系統重啟或其他原因造成系統重開機，則LED仍按上述行為動作)




Optical Fiducial Marks-120




Simulation




Mounting Holes




1.0 option - WiFi



1.0 option - None WiFi





MICRO-STAR INT'L CO.,LTD		
MS-7D17		
Size Custom	Document Description Clock Gen-6V41821	Rev 12
Date: Monday, March 15, 2021		
Sheet 66 of 73		